top of page
  • Electronic Design Automation (EDA) for various VLSI & SoC architectures

    • 3D ICs (TSV-based / Hybrid-bonded / Monolithic)

    • Interposer-based 2.5D SoCs (Passive / Active)

    • Data-driven (Asynchronous) circuits

  • Physical design with advanced technology

    • DRV-aware design methodologies under deep sub-micron area

    • Standard cell & chip design solutions for beyond-3nm technologies (Nanosheet/Forksheet/CFET/...)

    • Cross-optimization of system-design-device-technology (DTCO/STCO)

  • AI chip design (EDA for AI)

    • Physical design methodologies for neuromorphic computing architecture

    • Computer-aided design (CAD) solutions for process-in-memory (PIM) architecture

  • Deep learning application to EDA (AI for EDA)

    • Deep-learning-based prediction for design optimization

    • Design automation with reinforcement learning

ab0105_symbol1.gif
gt-logo-gold.png
kmu_logo.jpg

Last updated: Apr. 22, 2023

bottom of page